



# CPU-71-16 (DPD6)

Core i7 VMEbus SBC Module

Second edition – February 2015 – DPD6MAN102

## Preface

Thank you for choosing the CPU-71-16. Please read this manual before using the CPU-71-16 so that you may obtain the greatest benefit from using the device.

This manual presents the specifications, functions, and method of use of the CPU-71-16.

Eurotech has made every effort to carefully inspect each product and has taken great care to package and to ship the product. In the unlikely event of the product's failure to operate normally due to problems in shipping or otherwise, the company will repair or replace the product at its own responsibility.

If you have any questions, contact your local Eurotech Sales Office. See [Eurotech Worldwide Presence](#), page 55 for full contact details.

## Trademarks

All trademarks both marked and not marked appearing in this document are the property of their respective owners.

This document does not give permission to the implementation of patents or other rights held by Eurotech or third parties. Document Revision History

VERSION	DATE	Brief Description of Changes	Publication Number
First edition	May 2014 Issued	First Version	DPD6MAN101
Second edition	February 2015 Issued	Vita 31.1 Routing on P0 corrected, IRQ routing for Universe and PMC sites was changed, and GPO2 can reset the VMEbus and the board. Applies to the second rev DPD6.	DPD6MAN102

# Table of Contents

Document Revision History .....	2
<b>Table of Contents .....</b>	<b>3</b>
<b>1. Important User Information.....</b>	<b>5</b>
1.1 Safety Notices and Warnings .....	5
1.2 Life Support Policy .....	7
1.3 Warranty.....	7
1.4 RoHS.....	7
1.5 Technical Assistance.....	7
1.6 Conventions .....	7
<b>2. Summary .....</b>	<b>9</b>
2.1. Features .....	9
2.2. Block Diagram .....	10
<b>3. Hardware Specifications .....</b>	<b>11</b>
3.1. Processor.....	11
3.1.1. Processor Options.....	11
3.1.2. Cache Memory.....	11
3.1.3. I/O Address Map.....	11
3.1.4. Memory Address Map.....	12
3.1.5. CPLD Internal Register .....	12
3.2. Memory .....	13
3.2.1. Main Memory .....	13
3.2.2. Boot ROM.....	13
3.2.3. External Memory Interface .....	14
3.3. Communication Specifications.....	14
3.3.1. Graphics .....	14
3.3.2. PCI Express.....	15
3.3.3. USB .....	15
3.3.4. Serial ATA.....	15
3.3.5. Ethernet .....	15
3.3.6. SMBus (System Management Bus) .....	15
3.3.7. PCI.....	16
3.3.8. LPC.....	16
3.4. I/O .....	17
3.4.1. GPIO.....	17
3.4.2. Analog VGA .....	17
3.4.3. Suspend Status.....	17
<b>4. Mechanical Specifications .....</b>	<b>19</b>
4.1. External Dimension .....	19
4.2. Front Panel.....	20
4.3. Heat Sink.....	21
<b>5. PMC Support and Power Cycling .....</b>	<b>23</b>
5.1. Optional PMC Module Support.....	23
5.1.1. General.....	23
5.1.2. V/I/O.....	23
5.1.3. JN4 I/O Expansion .....	23
5.1.4. Mechanical Drawing.....	23
5.1.5. PMC Interrupts.....	23

5.2. Power Sequence .....	24
<b>6. Connectors, Jumpers, and LEDs.....</b>	<b>25</b>
6.1. CPU-71-16 Placement Plans.....	25
6.2. On-board Jumpers and LEDs.....	26
6.2.1. User and Factory Option Jumpers (JPx).....	26
6.2.1.1. User and Factory Option Jumpers (JPx) .....	26
6.2.2. On-board LEDs.....	26
6.3. Connector Functionality and Pinouts .....	27
6.3.1. CN1 (SPI-ROM writing connector) .....	27
6.3.2. CN3 (CPLD data writing connector) .....	27
6.3.3. J29 LPC Off-Board Connector .....	27
6.3.4. J1 Front Panel Gigabit Ethernet Port.....	27
6.3.5. J27 Front Panel COM1 Port Connector.....	28
6.3.6. J26 Front Panel VGA Connector.....	28
6.3.7. USB1 & USB2 Front Panel USB Ports.....	29
6.3.8. P1 & P2 & P0 (VMEbus backplane connectors).....	29
<b>7. System Specifications .....</b>	<b>31</b>
7.1. Power Supply .....	31
7.2. Electrical Specifications.....	31
7.2.1. GPIO.....	31
7.3. Environmental Specifications .....	31
<b>8. BIOS Setup .....</b>	<b>33</b>
8.1. Main Menu .....	33
8.1.1. System Date .....	33
8.1.2. System Time .....	33
8.1.3. System Information .....	33
8.1.4. Boot Features .....	34
8.1.5. Error Manager.....	34
8.2. Advanced Menu .....	35
8.2.1. Select Language .....	35
8.2.2. ACPI Configuration .....	35
8.2.3. Processor Configuration.....	36
8.2.4. Peripheral Configuration .....	39
8.2.5. HDD Configuration.....	39
8.2.6. Memory Configuration.....	40
8.2.7. System Agent (SA) Configuration .....	41
8.2.8. South Bridge Configuration .....	45
8.2.9. Network Configuration.....	48
8.2.10. LPC Configuration.....	48
8.2.11. SMBIOS Event Log.....	49
8.2.12. ME Configuration .....	49
8.2.13. Thermal Configuration.....	50
8.2.14. ICC Configuration.....	51
8.2.15. Intel Rapid Start Technology .....	52
8.3. Security Menu .....	52
8.4. Boot Menu.....	52
8.5. Exit Menu .....	53
<b>Eurotech Worldwide Presence .....</b>	<b>55</b>

# 1. Important User Information

In order to lower the risk of personal injury, electric shock, fire, or equipment damage, users must observe the following precautions as well as good technical judgment, whenever this product is installed or used.

All reasonable efforts have been made to ensure the accuracy of this document; however, Eurotech assumes no liability resulting from any error/omission in this document or from the use of the information contained herein.

Eurotech reserves the right to revise this document and to change its contents at any time without obligation to notify any person of such revision or changes. Reproduction of all or part of this document without Eurotech's permission is prohibited.

## 1.1 Safety Notices and Warnings

The following general safety precautions must be observed during all phases of operation, service, and repair of this equipment. Failure to comply with these precautions or with specific warnings elsewhere in this manual violates safety standards of design, manufacture, and intended use of the equipment. Eurotech assumes no liability for the customer's failure to comply with these requirements.

The safety precautions listed below represent warnings of certain dangers of which Eurotech is aware. You, as the user of the product, should follow these warnings and all other safety precautions necessary for the safe operation of the equipment in your operating environment.

### ***Alerts that can be found throughout this manual***

The following alerts are used within this manual and indicate potentially dangerous situations.



---

**Danger, electrical shock hazard:**

Information regarding potential electrical shock hazards:

Personal injury or death could occur. Also damage to the system, connected peripheral devices, or software could occur if the warnings are not carefully followed. Appropriate safety precautions should always be used, these should meet the requirements set out for the environment that the equipment will be deployed in.

---



---

**Warning:**

Information regarding potential hazards:

Personal injury or death could occur. Also damage to the system, connected peripheral devices, or software could occur if the warnings are not carefully followed. Appropriate safety precautions should always be used, these should meet the requirements set out for the environment that the equipment will be deployed in.

---



---

**Information and/or Notes:**

These will highlight important features or instructions that should be observed.

---

### ***Protect the device from vibration and impact***

Do not place the product in a location where it can fall or can be subject to vibration or impact because this may cause device failure.

### ***Do not modify the device***

For safety reasons, under no circumstances should you modify the device. Eurotech will not repair products that have been modified.

***Protect the product from water and chemicals***

Contact between the product and water or chemicals can result in product failure, electrocution, or fire.

***Protect the product from foreign material***

Make sure that foreign material does not get into the product during use, storage, or transport because this can result in product failure.

***Use precautions in handling to ensure that you are not injured***

The sharp projections on this product may cause injury. Take care in handling this product in order to avoid injury.

***Do not disassemble the product***

In order to maintain guaranteed product performance, do not disassemble this product under any circumstances.

***Keep the product away from radios and TVs***

Do not use the product near radios, television sets, or other devices generating strong magnetic or electrical fields. This could result in failure or malfunction.

***Keep the product away from flame, humidity, and direct sunlight***

Do not use or store the product in any of the following locations, as this could result in product failure:

- Places where there is fire
- Locations high in humidity or exposed to rain
- Locations exposed to direct sunlight
- Dusty or dirty locations
- Locations containing excessive water or chemical vapors

***Install the product in well-ventilated locations***

Install the product in well-ventilated locations to efficiently disperse heat generated by the product.

***Remove the power plug from the receptacle when not using the product***

Turn off the main switch and remove the power plug from the receptacle when not using the product or when there is the risk of lightning strike.

***Use the device within rated parameters***

Be sure to use the product within the ratings specified in this manual. Failure to do so may result in malfunction.

***Use care when cleaning the product***

If the product becomes dirty, wipe it with a dry soft cloth. A thinned neutral cleaner may be used if the product is particularly dirty. Do not use benzene, thinners, or other solvents under any circumstances.

***Ground the product in order to prevent electrocution***

Be sure to ground the product by connecting it to a 3-pole AC receptacle or by using an AC receptacle having a grounding terminal.

***Dispose of the product properly***

Use appropriate methods for handling industrial wastes when disposing of this product.

***Wire the product correctly***

Failure to wire the product correctly can result in malfunction or fire. Read this manual and wire the product correctly.

### ***Use antistatic precautions***

This product comprises electronic parts that are highly susceptible to static electricity. Static electricity can cause the product to malfunction. Take care not to touch any of the terminals, connectors, ICs, or other parts with the hands.

### ***Do not use a malfunctioning product***

Stop using the product if you believe it is malfunctioning. Continuing to use a malfunctioning product can cause the malfunction to spread to other products and can cause short circuits or fire.

## **1.2 Life Support Policy**

Eurotech products are not authorized for use as critical components in life support devices or systems without the express written approval of Eurotech.

## **1.3 Warranty**

For warranty terms and conditions users should contact their local Eurotech Sales Office.

See [Eurotech Worldwide Presence](#), page 55 for full contact details.

## **1.4 RoHS**

This device, including all its components, subassemblies and the consumable materials that are an integral part of the product, has been manufactured in compliance with the European directive 2002/95/EC known as the RoHS directive (Restrictions on the use of certain Hazardous Substances). This directive targets the reduction of certain hazardous substances previously used in electrical and electronic equipment (EEE).

## **1.5 Technical Assistance**

If you have any technical questions, cannot isolate a problem with your device, or have any enquiry about repair and returns policies, contact your local Eurotech Technical Support Team. For the CPU-71-16, your first point of contact for technical help should be Dynatem at (949)855-3235 or [tech@dynatem.com](mailto:tech@dynatem.com)

See [Eurotech Worldwide Presence](#), page 55 for full contact details.

### ***Transportation***

When transporting any module or system, for any reason, it should be packed using anti-static material and placed in a sturdy box with enough packing material to adequately cushion it.

**Warning:**

Any product returned to Eurotech that is damaged due to inappropriate packaging will not be covered by the warranty.

## **1.6 Conventions**

The following table describes the conventions for signal names used in this document.

Convention	Explanation
<b>GND</b>	Digital ground plane
<b>#</b>	Active low signal
<b>+</b>	Positive signal in differential pair
<b>-</b>	Negative signal in differential pair
<b>NC</b>	No connection
<b>RSVD</b>	Use is reserved to Eurotech





## 2. Summary

CPU-71-16 is a VMEbus Single Board Computer (SBC) Module based on Intel® Core™ i7 mobile processor. It is compatible with VME64 (ANSI/VITA 1-1994) and VME64x (VITA 1.1-1997) standards which are backwards compatible to the original VMEbus Specification (ANSI/IEEE STD1014-1987).

Based on Hyper-Threading technology, the Intel® Core™ i7 2710UE mobile processor enables simultaneous performance of 4 threads on dual-core, and is suited for applications requiring high performance. Performance in single thread is improved by the Turbo Boost function. It also supports dual displays with its built-in High-performance graphics function. It speeds up encryption and decryption with its built-in AES code engine.

Having direct-mounted DDR3-1333 supporting ECC as the main memory, the CPU-71-16 is suitable for embedded systems requiring high reliability and high performance. Maximum memory capacity is upgradable to 8GB but ships standard OTS with 4GB. The memory automatically corrects 1 bit corruption within 72 bits, and can also detect 2 bit corruption.

The CPU-71-16 was introduced by Dynatem using part number DPD6.

### 2.1. Features

CPU-71-16 has the following features:

- Intel® Core™ i7 mobile processor
- ECC supported DDR3-1333 memory direct-mounted on board (maximum capacity of memory: 8GB)
- 1 port of 10/100/1000Base-T Ethernet at front panel
- 2 ports of 10/100BaseTX Ethernet on P2 or 2 ports of 10/100/1000BaseTX Ethernet on either P0 or P2 (routing determined by 0 ohm resistors)
- 1 RS232 compatible COM port is available at the front panel via a DB9 connector
- 1 port of Analog SVGA graphics is available at the front panel via a high-density DB15 connector
- 2 ports of USB2.0 interface at front panel
- 1 RS232 COM port routed to the P2 backplane connector
- 3 USB ports are routed to the P2 connector
- 2 SATA ports are routed to the P2 connector
- 1 port of SATA at 3.0 Gb/s interface at optional CFAST connector
- 1 port of SATA at 3.0 Gb/s interface at optional P0 VMEbus backplane connector
- The front panel SVGA port may be optionally routed to the P0 connector for use in rugged systems with no front panel I/O
- 1 PMC site with a 32 bit @ 33 MHz PCI (with XMC connector for a x8 PCI Express interface) with I/O accessible from the front panel in standard configuration (PN4 I/O is routed to P0)
- 2nd optional PMC site with 32 bit @ 33 MHz PCI, PN4 I/O is routed to rows d & z of P2
- Universe IID for a VMEbus interface
- Various OSs including Windows 7, VxWorks, and Linux are supported
- RoHS compliant

## 2.2. Block Diagram

CPU-71-16 Block Diagram is shown in Fig.1.




Fig.1 Block Diagram

## 3. Hardware Specifications

### 3.1. Processor

#### 3.1.1. Processor Options

- Intel's @Core™ i7-2610UE Mobile Dual Core CPU at 1.5GHz (TDP:17W) is the off-the-shelf processor, preferable for embedded applications with broader temperature requirements.
- Intel® Core i7-2655LE Mobile Dual Core CPU at 2.2GHz (TDP:25W) is optional.

#### 3.1.2. Cache Memory

CPU-71-16 has the following cache memory:

- L1 cache  
32kB for data, 32kB for instruction (per core)
- L2 cache  
256kB for data and instruction (per core)
- L3 cache (shared by all cores)
  - Core™ i7-2610UE:4MB

#### 3.1.3. I/O Address Map

I/O space Address Map is shown in Table 1.

Table 1. I/O space Address Map

Device	Address
DMA Controller	0000h - 001Fh
Interrupt Controller	0020h - 002Dh
LPC SIO	002Eh - 002Fh
Interrupt Controller	0030h - 003Dh
Timer/Counter	0040h - 0043h
LPC SIO	004Eh - 004Fh
Timer/Counter	0050h - 0053h
Microcontroller	0060h
NMI Controller	0061h
Microcontroller	0062h - 0066h
RTC Controller	0070h - 0077h
DMA Controller	0080h - 0091h
Reset Generator	0092h
DMA Controller	0093h - 009Fh
Interrupt Controller	00A0h - 00B1h
Power Management	00B2h - 00B3h
Interrupt Controller	00B4h - 00BDh
DMA Controller	00C0h - 00DFh
PCI and Master Abort	00F0h
Serial ATA	0170h - 0177h
Serial ATA	01F0h - 01F7h
Serial ATA	0376h
Serial ATA	03F6h
Interrupt Controller	04D0h - 04D1h
Reset Generator	0CF9h

### 3.1.4. Memory Address Map

Memory space Address Map is shown in Table 2.

Table 2. Memory space Address Map

Device	Address	
Lowest 2 GB of Main Memory	0000_0000h	--- 7FFF_FFFFh
Idt Tsi381 PCI Express - PCI Bridge to the Universe IID VMEbus adapter & the PMC Sites	8000_0000h	--- 9FFF_FFFFh
PCI Express Device	A000_0000h	--- BFFF_FFFFh
Chipset, BIOS, etc	E000_0000h	--- FFFF_FFFFh
Higher 2 GB of DRAM on Cards w/ 4 GB DRAM	1_0000_0000h	--- 1_7FFF_FFFFh
or		or
Higher 6 GB of DRAM on Cards w/ 8 GB DRAM	1_0000_0000h	--- 2_7FFF_FFFFh

### 3.1.5. CPLD Internal Register

CPLD Internal Register is shown in Table 3.

Table 3. CPLD Internal Register map

Register Name	Address	Item
LED Control Register	0000h	3.1.5.1.
Status Register	0001h	3.1.5.2.
Thermal Monitor Select Register	0002h	3.1.5.3.
Thermal Monitor Register	0003h	3.1.5.4.

A CPLD is mounted as internal control logic and for power sequencing. The CPLD's internal register is accessible by the LPC bus of [3.3.8 LPC](#) on page [16](#). Its base address is 0280h.

The register is configured for 8 bits. Both Read (shown below as: R) and Write (shown below as: W) operations are performed as 8-bit transfers.

R/W : Read and Write

RO : Read only

WO : Write only

#### 3.1.5.1. LED Control Register (offset: 0000h)

This register controls LED on CPU-71-16.

Table 4. LED Control Register

bit	Name	Meaning	Initial Value	Access
7..3	RSVD	RSVD	00000	RO
2	LED_EN	1: RED/GRN_LED control enabled 0: RED/GRN_LED control disabled	0	R/W
1	RED_LED	1: LED (RED) On 0: LED (RED) Off	0	R/W
0	GRN_LED	1: LED (GRN) On 0: LED (GRN) Off	0	R/W

※ LED\_EN='0' : RED\_LED turns on during assertion of the Platform reset that is output by PCH, while GRN\_LED turns on during de-assertion. Please refer to [3.5. LED](#) on page [18](#) for further details.

### 3.1.5.2. Status Register (offset: 0001h)

This register shows the logic of SPD Write Protect signal and input signal from carrier board.

Table 5. Status Register

bit	Name	Meaning	Initial Value	Access
7..4	RSVD	RSVD	000000	RO
3	BIOS_DISABLE#	Request signal from carrier board	-	RO
2	THRM#	1: Temperature sensor on carrier board shows a normal value 0: Temperature sensor on carrier board is shows an abnormal value	-	RO
1	BATLOW#	1: battery voltage on carrier board is a normal value 0: battery voltage on carrier board is an abnormal value	-	RO
0	SPD_WP	WP of EEPROM for SPD Write 0 when rewriting software	1	R/W

### 3.1.5.3. Thermal Monitor Select Register (offset: 0002h)

This register selects a thermal monitor connected to the CPLD that is being read out.

Table 6. Thermal status register

bit	Name	Meaning	Initial Value	Access
7..2	RSVD	RSVD	000000	RO
1..0	THRM_MONI_SEL	Thermal monitor temperature selected from the following options can be read out by thermal monitor register (offset: 0003h). 11: RSVD 10: GBE_THRM (ambient temperature of GbE(82579)) 01: DDR3B_THRM (ambient temperature of DDR3(solder side)) 00: DDR3A_THRM (ambient temperature of DDR3 (component side))	00	R/W

### 3.1.5.4. Thermal Monitor Register (offset: 0003h)

This register displays temperature value read out by the thermal monitor.

Table 7. Thermal Monitor Register

bit	Name	Meaning	Initial Value	Access
7..0	THRM	Displays the temperature value read out from the thermal monitor selected by THRM_MONI_SEL (0 to 255°C, 1°C/LSB)	00000000	RO

## 3.2. Memory

CPU-71-16 memory is shown below.

### 3.2.1. Main Memory

The main memory of CPU-71-16 is DDR3-1333 SDRAM. 4 GB capacity comes standard off-the-shelf but optional versions with 1GB, 2GB, or 8GB can be specially ordered.

It supports ECC, automatically corrects 1-bit error, and also detects 2-bit errors.

### 3.2.2. Boot ROM

This is a SPI-FLASH memory directly-mounted on CPU-71-16 with 8MB of capacity. It stores UEFI (functionally, the “BIOS”) code and configuration data.

### 3.2.3. External Memory Interface

CPU-71-16 has the following 2 external memory interfaces for mass storage devices and boot options:

- Serial ATA. CPU-71-16 has two 6 Gb/s SATA ports (SATA0 and SATA1) accessible at the front panel, which can boot from mass storage devices through cable connections. SATA2 is a 3 Gb/s port and it is routed to the optional P0 connector to the backplane. SATA3 is also a 3 Gb/s port and it is routed to a CFast connector on-board that facilitates self-contained OS booting.
- USB. CPU-71-16 has 5 USB ports accessible at the front panel, which can boot from USB floppy or USB-CD(DVD)-ROM or a USB flash drive.

## 3.3. Communication Specifications

CPU-71-16 has the following communication specifications with external devices.

### 3.3.1. Graphics

The CPU-71-16 has two graphics ports from the QM67 PCH that are accessible from the front panel.

- An SVGA Port with a 340.4 MHz RAMDAC that supports resolutions up to 2048 x 1536 pixels @ 75 Hz. Three 8-bit DACs provide R, G, and B.
- The i7 processor provides 16 PCI Express lanes that may be used for graphics expansion. Eight of these PCI Express lanes remain unrouted but the other 8 have been brought to optional XMC connector, J15. XMC cards cannot be populated on off-the-shelf CPU-71-16 cards as they will mechanically conflict with the front panel connectors.

Table 8. PCI Express Graphics Link Configuration

PCI Express Pin Name	PCI Express Lane	Link Configuration 1	Link Configuration 2	Link Configuration 3
PCIE15	15	X 4	X 8 (unrouted)	X 16
PCIE14	14			
PCIE13	13			
PCIE12	12			
PCIE11	11	X 4		
PCIE10	10			
PCIE9	9			
PCIE8	8			
PCIE7	7	X 8 (routed to the optional XMC connector J15)		
PCIE6	6			
PCIE5	5			
PCIE4	4			
PCIE3	3			
PCIE2	2			
PCIE1	1			
PCIE0	0			

### 3.3.2. PCI Express

CPU-71-16 is compliant with PCI Express Rev2.0 standard. The CPU has 16 lanes of PCI Express that were discussed in the previous section. The QM67 PCH offers 8 lanes of PCI Express. Table 9 shows how the 8 PCI Express lanes from the PCH are used and what devices they interface to.

Table 9. PCH PCI Express Configuration

PCH PCI Express lane	Application
PCIE1	Idt Tsi381 PCI Express to PCI Bridge
PCIE2	82579-LM 1 Gbps Front Panel 1 Ethernet Port
PCIE3	Not Used
PCIE4	Not Used
PCIE5	
PCIE6	82571EB Dual Ethernet Controller where the ports are routed to the backplane
PCIE7	
PCIE8	

### 3.3.3. USB

CPU-71-16 provides two USB 2.0 ports accessible from the front panel via two A type connectors. Three more USB 2.0 ports are routed to the backplane via the P2 connector.

### 3.3.4. Serial ATA

CPU-71-16 provides 4 ports of Serial ATA in total; two ports (SATA0/1) of Serial ATA 3 (maximum transfer rate: 6Gb/s) that are both routed to the backplane through the P2 connector and two ports (SATA2/3) of Serial ATA 2 (maximum transfer rate: 3Gb/s) routed to an optional P0 backplane connector and a CFAST connector, respectively.

### 3.3.5. Ethernet

CPU-71-16 has an Ethernet port compliant with the 10/100/1000Base-T standard. An 82571EB provides two 10/100Base-T ports routed to the P2 backplane connector or routed to the optional P0 backplane connector (set at the factory at customer's request).

### 3.3.6. SMBus (System Management Bus)

CPU-71-16 has an I<sup>2</sup>C multiplexer at the SMBus interface to carrier board. It also has a SMBus port compliant with the SMBus 2.0 standard. The SMBus address map is shown in Table 10.

Table 10. SMBus Address Map

Device	Address
Main Memory SPD (channel A)	1010 000b
Main memory SPD (channel B)	1010 001b
I <sup>2</sup> C multiplexer (PCA9544APW)	1110 000b

I<sup>2</sup>C multiplexer channel map is shown in Table 11.

Table 11. I<sup>2</sup>C multiplexer channel map

Device	Address
Unused	0
Unused	1
Super I/O	2
Unused	3

Channel is not selected after BIOS start up. Do not switch to channel 0 or channel 3 as they are unused. Please refer to the PCA9544APW (NXP) datasheet for I<sup>2</sup>C multiplexer setting method.

### 3.3.7. PCI

CPU-71-16 has a 32bit/33MHz PCI bus compliant with the PCI Local Bus Specification Revision 2.3 standard. The PCI bus interface is provided by a Idt Tsi381 bridge that adapts from one (x1) PCI Express lane off the QM67 and then is used to interface to the Idt Universe IID PCI bus to VMEbus controller. All VMEbus Interrupts are routed to INTC# on the Tsi381. Additionally, it interfaces to the two optional PMC sites. The signal voltage on the PCI bus is 3.3VDC only.

PCI devices are shown in Table 12.

Table 12. List of PCI devices

Bus number	Device number	Function number	Device	Device model number	
0	0	0	DRAM Controller	Intel® Core™ i7/i5	
	1	0	PCI Express Controller 1	Intel® Core™ i7/i5	
		1	PCI Express Controller 2	Intel® Core™ i7/i5	
		2	PCI Express Controller 3	Intel® Core™ i7/i5	
	2	0	Integrated Graphics Device	Intel® Core™ i7/i5	
	6	0	PCI Express Controller 4	Intel® Core™ i7/i5	
	22	0	Intel® Management Engine Interface #1	Intel® QM67	
		1	Intel® Management Engine Interface #2	Intel® QM67	
		2	IDE-R	Intel® QM67	
		3	KT	Intel® QM67	
	25	0	Gigabit Ethernet Controller	Intel® QM67	
	26	0 to 7	USB EHCI Controller #2	Intel® QM67	
	27	0 to 7	Intel® High Definition Audio Controller	Intel® QM67	
	28	0	PCI Express Port 1	Intel® QM67	
		1	PCI Express Port 2	Intel® QM67	
		2	PCI Express Port 3	Intel® QM67	
		3	PCI Express Port 4	Intel® QM67	
		4	PCI Express Port 5	Intel® QM67	
		5	PCI Express Port 6	Intel® QM67	
		6	PCI Express Port 7	Intel® QM67	
		7	PCI Express Port 8	Intel® QM67	
	29	0 to 7	USB EHCI Controller #1	Intel® QM67	
	30	0	PCI-to-PCI Bridge	Intel® QM67	
	31	0	LPC Controller	Intel® QM67	
		2	SATA Controller #1	Intel® QM67	
		3	SMBus Controller	Intel® QM67	
		5	SATA Controller #2	Intel® QM67	
		6	Thermal Subsystem	Intel® QM67	
	M(*4)	—	—	PCI Express	—

\*4 : M depends on the largest bus number shown on PCI Express.

### 3.3.8. LPC

CPU-71-16 has a port compliant with the LPC1.1 standard. The LPC bus is used for communication with the LPC47M107S-MS Super I/O chip. This device is used by the BIOS and provides one COM port that is accessible from a DB9 connector at the front panel and a 2<sup>nd</sup> COM port and an LPT1 port that are accessible from the P2 backplane connector.



## 3.4. I/O

CPU-71-16 has the following interfaces to external devices.

### 3.4.1. GPIO

CPU-71-16 has a GPI control register and a GPO control register. The features of GPIO are shown below.

#### 3.4.1.1. GPI

CPU-71-16 is equipped with 4 general inputs. They can be read out from the Intel QM67 PCH register. GPI is set as input pin in BIOS. The register where GPI is allocated is shown in Table 13. If the GPI line's jumper is closed, that GPI line will be connected to its corresponding GPO line. For example, if JP5 is shunted (closed), the GPO2 will be routed to GPI2.

Table 13. GPI control register

Signal	Intel QM67connecting pin	Supporting register Bit	Jumper
<b>GPI0</b>	GPI068	GP_LVL3 bit 4	JP3
<b>GPI1</b>	GPI069	GP_LVL3 bit 5	JP4
<b>GPI2</b>	GPI070	GP_LVL3 bit 6	JP5
<b>GPI3</b>	GPI071	GP_LVL3 bit 7	JP6

High logic level ("1") is read from the register while High level voltage is applied to the input pin, and Low logic level ("0") is read from the register while Low level voltage is applied to the input pin. Please refer to [7.2. Electrical Specifications](#) on page 28 for electrical specifications.

#### 3.4.1.2. GPO

CPU-71-16 is equipped with 4 general outputs. Status can be changed by writing in the Intel QM67 PCH register. GPO is set as the output pin in BIOS. The register where GPO is allocated is shown in Table 14.

Table 14. GPO control register

Signal	Intel QM67connecting pin	Supporting register Bit	Initial setting (logic level)
<b>GPO0</b>	GPI08	GP_LVL bit 8	High
<b>GPO1</b>	GPI015	GP_LVL bit 15	Low
<b>GPO2*</b>	GPI024	GP_LVL bit 24	Low
<b>GPO3</b>	GPI028	GP_LVL bit 28	Low

It outputs High level voltage when High logic level ("1") is written in the register, while it outputs Low level voltage when Low logic level ("0") is written in it. Please refer to [7.2. Electrical Specifications](#) on page 28 for electrical specifications. The default output levels on these lines are high ("1").

**\*Important:** GPO2 is routed to the Universe IID VMEbus interface device and will generate a reset to both the CPU-71-16's CPU and to the VMEbus as well if it is driven low. Dynatem has designed a Watch Dog Timer (WDT) into the power management/sequence CPLD that can use GPO2 to reset the entire system if it times out. Users who are interested in implementing this feature should contact Dynatem for assistance.

### 3.4.2. Analog VGA

CPU-71-16 has an Analog VGA port, available at front panel connector J26.

### 3.4.3. Suspend Status

CPU-71-16 routes the SUS\_STAT#/SUS\_S3#/SUS\_S4#/SUS\_S5# signals to LEDs. See Section 6.2 for LED locations and descriptions.



## 4. Mechanical Specifications


CPU-71-16 is compliant with the VMEbus & VME64 Specification. Mechanical specifications are shown in Table 16.

Table 15. Mechanical Specifications

Characteristic	Contents
PC Board Form Factor	233.35mm high x 153.67mm wide x 2.31mm thick
Backplane Connectors	96 pin DIN 603-2-IEC-CO96Mx-xxx connectors in compliance with the VME64 Draft Specification
Weight	680g (Including heat sink and front panel)

### 4.1. External Dimension

External dimensions of CPU-71-16 are shown in Fig.2.



\*5: Height of the mounted components (on the solder side) does not exceed 70 mils..

Fig.2 External dimensions of CPU-71-16

## 4.2. Front Panel

The DPD6's front panel uses a Rittal Part # 3685-590 Ejector handle.







Fig.3. Front panel mechanical drawing

### 4.3. Heat Sink

The CPU-71-16 comes with a heat sink. The heat sink mainly comes in contact with the CPU, the PCH chipset, and the 82571EB dual Ethernet Controller that routes to the backplane. These are the on-board chips with exposed dies. The fins aid in airflow cooled VMEbus chassis as fans must force air from top to bottom or vice versa. The fins will channel the air and add to the surface area that is exposed to forced air. The units in the mechanical drawing below are in mm.

Table 16. Required heat resistance for cooling system

Processor Type	Heat resistance of cooling system
Intel® Core™ i7-2610UE	Below 2.35°C/W





## 5. PMC Support and Power Cycling

### 5.1. Optional PMC

#### Module Support

##### 5.1.1. General

Versions of the CPU-71-16 that support both PMC sites *must be special ordered* because the 2<sup>nd</sup> port conflicts mechanically with some front panel connectors. The first site, which also supports a x8 XMC interface, is populated and supported on the CPU-71-16 as standard and there is an opening in the front panel for it. The second PMC site conflicts with the two USB ports, the COM1 port, and the Ethernet port at the front panel.

The Idt Tsi381 chip bridges one PCI Express Rev 2 lane (@ 2.5 Gbps) to the 32 bit @ 33 MHz. The PCI bus is shared between the Universe IID and the two optional PMC sites. The Universe limits the PCI bus's frequency to 33 MHz. Vio is fixed at 5 VDC, again, to be compatible with the Universe IID.

##### 5.1.2. V/I/O


The Tsi381 supports a signalling bus of 5.0 VDC as the PCI bus is shared with the 5 VDC only Universe IID.

##### 5.1.3. JN4 I/O Expansion

The first PMC site's I/O may be routed through the J14 (JN4 PMC functionality) to the optional P0 backplane connector. The second site's I/O may be routed through J24 to the P2 backplane connector.

##### 5.1.4. Mechanical Drawing

The drawing below shows how a PMC card will sit on the CPU-71-16. Space between the PMC card and the CPU-71-16's printed circuit board (PCB) is 0.370".



##### 5.1.5. PMC Interrupts

The PMC sites were designed in compliance with IEEE Standard P1386 Draft 2.3. Please check this specification for the pinout. The first PMC site's interrupts are offset by one so that the board's INTA is routed to INTB on the Tsi381; INTB on the board goes to INTC on the Tsi381 ...etc. The 2<sup>nd</sup> site, in the middle of the board, has its Interrupts offset by two so that INTA on the PMC card will be routed to INTC on the Tsi381...etc.

## 5.2. Power Sequence

- 12V and 5VDC on the VMEbus have no power sequence but 12 VDC is required to switch on the on-board 5 VDC which is the source for all other voltages.

### **For internal use:**

- Turn the board power off when connecting the SF100 programming tool to the CN1 connector for BIOS reprogramming.
- Do not send the following signals when the CB\_RESET# signal is being asserted.

Signals		
LPC_SERIRQ	VGA_I <sup>2</sup> C_DAT	KBD_A20GATE
SDVO_I <sup>2</sup> C_DAT	GPI 0 to 3	LPC_DRQ 0 to 1#
LVDS_I <sup>2</sup> C_DAT	KBD_RST#	LPC_AD 0 to 3

Please make sure that the following signals will have no problem in your design even if voltage is applied from the CPU-71-16 while the carrier board power is OFF.

Signals			
LPC_SERIRQ	SUS_S4#	PCI_FRAME#	LVDS_I <sup>2</sup> C_CLK
LVDS_I <sup>2</sup> C_DAT	SUS_S5#	PCI_STOP#	LVDS_I <sup>2</sup> C_DAT
VGA_I <sup>2</sup> C_DAT	I <sup>2</sup> C_CLK	PCI_IRDY#	VGA_HSYNC
GPI 0 to 3	I <sup>2</sup> C_DAT	PCI_TRDY#	VGA_VSYNC
KBD_RST#	ATA_ACT#	PCI_SERR#	VGA_I <sup>2</sup> C_CLK
KBD_A20GATE	GPO 0 to 3	PCI_PERR#	VGA_I <sup>2</sup> C_DAT
LPC_DRQ 0 to 1#	THRMTRIP#	PCI_DEVSEL#	PCI_CLK
CB_RESET#	PCI_GNT0 to 3#	PCI_LOCK#	LPC_CLK
PCI_RESET#	PCI_AD0 to 31	LVDS_BKLT_EN	LPC_FRAME#
SUS_STAT#	PCI_C/BE0 to 3#	LVDS_VDD_EN	LPC_AD0 to 3
SUS_S3#	PCI_PAR	LVDS_BKLT_CTRL	-

If your design does not conform to the above description, please check before using to avoid any problems.



## 6. Connectors, Jumpers, and LEDs

### 6.1. CPU-71-16 Placement Plans

A photograph of the CPU-71-16, component side, is shown in Fig.4 with connectors and major components labelled. The solder side is shown in Fig. 5. Fig. 6 labels user option jumpers and LEDs.




Fig.4 Component side




Fig.5 Solder side

## 6.2. On-board Jumpers and LEDs




Fig.6 Locations of User Option Jumpers & LEDs

### 6.2.1. User and Factory Option Jumpers (JPx)

The CPU-71-16 has several user (and factory only) jumpers that are shown in figure 6, above.

Jumper	# of Pins	Description
JP1	2	Clears CMOS and BIOS settings go to default when shunted for 4 seconds while power is off. Jumper JP1 <b><i>must not</i></b> be shunted when power is on.
JP2	2	JP2 will route BATLOW# to Ground when shunted. <b><i>JP2 must be left open.</i></b>
JP3	2	JP3 routes GPIO0 to GPO0 when shunted.
JP4	2	JP4 routes GPIO1 to GPO1 when shunted.
JP5	2	JP5 routes GPIO2 to GPO2 when shunted ( <b>Note:</b> GPO2 will reset the board when asserted low and the VMEbus will also be reset if JP19 is closed).
JP6	2	JP6 routes GPIO3 to GPO3 when shunted.
JP17	2	The CPU-71-16 will be hardware initialized to operate as a VMEbus slot 1 bus controller when JP17 is shunted.
JP18	2	The CPU-71-16 will be reset by VMEbus resets when JP18 is shunted and JP22 is shunted between pins 2 & 3.
JP19	2	The VMEbus SYSRESET generated by the Universe IID on the CPU-71-16 will be routed to the VMEbus backplane when JP19 is shunted.
JP21	2	The CPU-71-16 will attempt to boot from an LPC BIOS via connector J29 when JP21 is shunted and this functionality is not supported. <b><i>JP21 must be left open.</i></b>
JP22	3	The VMEbus SYSRESET as generated or received by the Universe IID will reset the CPU-71-16's CPU and system resources when JP22 is shunted between pins 2 & 3. Otherwise JP22 must be shunted between pins 1 & 2.

### 6.2.2. On-board LEDs

The CPU-71-16 has LEDs that provide info on system status and are shown in figure 6, above.

LED	Color	Description
LED1	Green	When LED1 is lit, the on-board power supplies are on and the board should be running.
LED2	Red	When LED2 is lit, the on-board power supplies are in standby mode and the board will not run.
D24	Red	D24 is turned on by pin PC8 (LED1) from the CFast drive at connector J25.
D25	Green	D25 is turned on by pin PC9 (LED2) from the CFast drive at connector J25.
D32	Green	SATA Activity LED from the CPU-71-16 PCH.
D33	Red	Lit when THERMTRIP has been set off, indicating an overheat status.
D34	Red	Lit when the CPU & PCH are in Sleep State S4.
D35	Red	Lit when the CPU & PCH are in Sleep State S5.
D36	Red	Lit when SUS_STAT# has been asserted and the CPU & PCH are entering a sleep state.

## 6.3. Connector Functionality and Pinouts

### 6.3.1. CN1 (SPI-ROM programming connector)

CN1 is a connector for writing BIOS data to the on-board SPI-ROM. CN3 will be removed before shipment..

### 6.3.2. CN3 (CPLD programming connector)

CN3 is a connector for writing data to the on-board CPLD. CN3 will be removed before shipment.

### 6.3.3. J29 LPC Off-Board Connector

Connector J29 provides off-board LPC routing for alternative BIOS, Super I/O, and also POST code support. This connector is intended for factory use. Here is the pinout for J29:

Odd Row	Signal	Even Row	Signal
1	NC	2	3.3 VDC
3	NC	4	33 MHz Clock.
5	AD0	6	AD3
7	AD1	8	FRAME#
9	AD2	10	GND
11	RESET	12	N/C
13	N/C	14	5 VDC
15	Pullup to 3.3 VDC	16	GND

### 6.3.4. J1 Front Panel Gigabit Ethernet Port

Connector J1 provides a 1 Gigabit/second Ethernet port accessible at the front panel. There are four differential pairs and they are bidirectional ("BI..."). Here is the pinout for J1:

Pin	Signal
1	BI_DA+
2	BI_DA-
3	BI_DB+
4	BI_DC+
5	BI_DC-
6	BI_DB-
7	BI_DD+
8	BI_DD-

### 6.3.5. J27 Front Panel RS-232 COM1 Port Connector

Connector J27 provides an RS-232 COM1 port at the front panel. J27 is a male DB9 connector with jack screws for mechanically securing the mating cable connector.

Pin	Signal
1	DCD
2	RxD#
3	TxD#
4	DTR
5	GND
6	DSR
7	RTS
8	CTS
9	RING

### 6.3.6. J26 Front Panel VGA Connector

J26 is a high-density DB15 VGA connector accessible from the front panel. Here is the pinout for J26:

Pin	Signal
1	Red Output
2	Green Output
3	Blue Output
4	NC
5	HSYNC/VSYNC Return (GND)
6	Red Return (GND)
7	Green Return (GND)
8	Blue Return (GND)
9	+5 VDC
10	HSYNC/VSYNC Return (GND)
11	NC
12	DDCDAT
13	Horizontal Sync (HSYNC) Output
14	Vertical Sync (VSYNC) Output
15	DDCCLK

### 6.3.7. USB1 & USB2 Front Panel USB Ports

Connectors USB1 & USB2 provide two USB 2.0 ports that are accessible at the front panel. Here is the pinout for either of the two connectors.:

Pin	Signal
1	+5 VDC (via 1.1 amp self-resetting fuse F2)
2	Negative Data
3	Positive Data
4	Signal GND
5	Chassis GND
6	Chassis GND
7	Chassis GND
8	Chassis GND

### 6.3.8. P1 & P2 & P0 (VMEbus backplane connectors)

P1, P2 are the VMEbus connectors populated on standard off-the-shelf CPU-71-16 cards. They are Harting 160-pin 5-row DIN connectors. Table 17 has the pinout for the P1 connector. P1 is VMEbus spec compliant in its pinout while P2 has custom I/O routing of COM ports, SATA, LAN and LPT1. P1 uses a 5-row connector but the two outside rows (D & Z) are all no connects. The P2 pinout is in Table 18. Outside rows D&Z route the JN4 I/O from optional PMC Site 1 to the backplane as shown.

The optional P0 connector (not populated on the off-the-shelf CPU-71-16) is shown in Table 19. Each pin on row F is connected to Ground. P0 Signals in red font are not in compliance with Vita 31.1.

Table 17. P1 VMEbus connector

RowA		RowB		RowC	
Pin number	Signal	Pin number	Signal	Pin number	Signal
A1	D00	B1	BBSY#	C1	D08
A2	D01	B2	BCLR#	C2	D09
A3	D02	B3	ACFAIL#	C3	D10
A4	D03	B4	BG0IN#	C4	D11
A5	D04	B5	BG0OUT#	C5	D12
A6	D05	B6	BG1IN#	C6	D13
A7	D06	B7	BG1OUT#	C7	D14
A8	D07	B8	BG2IN#	C8	D15
A9	GND	B9	BG2OUT#	C9	GND
A10	SYSCLK	B10	BG3IN#	C10	SYSFAIL#
A11	GND	B11	BG3OUT#	C11	BERR#
A12	DS1#	B12	BR0#	C12	SYSRESET#
A13	DS0#	B13	BR1#	C13	LWORD#
A14	WRITE#	B14	BR2#	C14	AM5
A15	GND	B15	BR3#	C15	A23
A16	DTACK#	B16	AM0	C16	A22
A17	GND	B17	AM1	C17	A21
A18	AS#	B18	AM2	C18	A20
A19	GND	B19	AM3	C19	A19
A20	IACK#	B20	GND	C20	A18
A21	IACKIN#	B21	NC	C21	A17
A22	IACKOUT#	B22	NC	C22	A16
A23	AM4	B23	GND	C23	A15
A24	A07	B24	IRQ7#	C24	A14
A25	A06	B25	IRQ6#	C25	A13
A26	A05	B26	IRQ5#	C26	A12
A27	A04	B27	IRQ4#	C27	A11
A28	A03	B28	IRQ3#	C28	A10
A29	A02	B29	IRQ2#	C29	A09
A30	A01	B30	IRQ1#	C30	A08
A31	-12 VDC	B31	+5 VDC Standby	C31	+12 VDC
A32	+5 VDC	B32	+5 VDC	C32	+5 VDC



Table 18. P2 VMEbus connector

Row A		Row B		Row C		Row D		Row Z	
Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal
A1	USB_2N	B1	+5 VDC	C1	COM2 TxD#	D01	P24-1	Z01	P24-2
A2	USB_2P	B2	GND	C2	COM2 RxD#	D02	P24-3	Z02	GND
A3	USBVBUS0	B3	N/C	C3	COM2 RTS	D03	P24-4	Z03	P24-5
A4	USB_3N	B4	A24	C4	COM2 CTS	D04	P24-6	Z04	GND
A5	USB_3P	B5	A25	C5	COM2 DTR	D05	P24-7	Z05	P24-8
A6	USBVBUS2	B6	A26	C6	COM2 DSR	D06	P24-9	Z06	GND
A7	USB_4N	B7	A27	C7	COM2 DCD	D07	P24-10	Z07	P24-11
A8	USB_4P	B8	A28	C8	COM2 RI	D08	P24-12	Z08	GND
A9	ALT_BAT	B9	A29	C9	JN4-28	D09	P24-13	Z09	P24-14
A10	LAN2DDP	B10	A30	C10	Speaker Output	D10	P24-15	Z10	GND
A11	LAN3TDP	B11	A31	C11	+5 VDC	D11	P24-16	Z11	P24-17
A12	LAN3RDP	B12	GND	C12	LAN2RDP	D12	P24-18	Z12	GND
A13	LAN3TDN	B13	+5 VDC	C13	LAN2RDN	D13	P24-19	Z13	P24-20
A14	LAN3RDN	B14	D16	C14	LAN2CDP	D14	P24-21	Z14	GND
A15	GND	B15	D17	C15	JN4-30	D15	P24-22	Z15	P24-23
A16	LAN2TDP	B16	D18	C16	LPT1 STROBE#	D16	P24-24	Z16	GND
A17	LAN2TDN	B17	D19	C17	LPT1 AUTOFD#	D17	P24-25	Z17	P24-26
A18	LAN2DDN	B18	D20	C18	LPT1 PD0	D18	P24-27	Z18	GND
A19	LAN2CDN	B19	D21	C19	LPT1 ERR#	D19	P24-28	Z19	P24-29
A20	GND	B20	D22	C20	LPT1 PD1	D20	P24-30	Z20	GND
A21	LAN3DDP	B21	D23	C21	LPT1 INIT#	D21	P24-31	Z21	P24-32
A22	LAN3CDP	B22	GND	C22	LPT1 PD2	D22	P24-33	Z22	GND
A23	LAN3DDN	B23	D24	C23	LPT1 SLCTIN#	D23	P24-34	Z23	P24-35
A24	LAN3CDN	B24	D25	C24	LPT1 PD3	D24	P24-36	Z24	GND
A25	SATA0_TxN	B25	D26	C25	LPT1 PD4	D25	P24-37	Z25	P24-38
A26	SATA0_TxP	B26	D27	C26	LPT1 PD6	D26	P24-39	Z26	GND
A27	SATA0_RxN	B27	D28	C27	LPT1 PD6	D27	P24-40	Z27	P24-41
A28	SATA0_RxP	B28	D29	C28	LPT1 PD7	D28	P24-42	Z28	GND
A29	SATA1_TxN	B29	D30	C29	LPT1 ACK#	D29	P24-43	Z29	P24-44
A30	SATA1_TxP	B30	D31	C30	LPT1 BUSY	D30	P24-45	Z30	GND
A31	SATA1_RxN	B31	GND	C31	LPT1 PE	D31	GND	Z31	P24-46
A32	SATA1_RxP	B32	+5 VDC	C32	LPT1 SLCT	D32	+5 VDC	Z32	GND

Table 19. P0 VMEbus connector

Row A		Row B		Row C		Row D		Row E	
Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal
A01	NC	B01	NC	C01	VGA Red	D01	SATA2_TxN	E01	SATA2_TxP
A02	<i>Opt LPa_DA+</i>	B02	<i>Opt LPa_DA-</i>	C02	GND / VGA Green	D02	LPa_DC+	E02	LPa_DC-
A03	<i>Opt LPa_DB+</i>	B03	<i>Opt LPa_DB-</i>	C03	GND / VGA Blue	D03	LPa_DD+	E03	LPa_DD-
A04	<i>Opt LPb_DA+</i>	B04	<i>Opt LPb_DA-</i>	C04	GND / VGA hsync	D04	LPb_DC+	E04	LPb_DC-
A05	<i>Opt LPb_DB+</i>	B05	<i>Opt LPb_DB-</i>	C05	GND / VGA vsync	D05	LPb_DD+	E05	LPb_DD-
A06	NC	B06	NC	C06	VGA I2C data	D06	SATA2_RxN	E06	SATA2_RxP
A07	PIO5	B07	PIO4	C07	PIO3	D07	PIO2	E07	PIO1
A08	PIO10	B08	PIO9	C08	PIO8	D08	PIO7	E08	PIO6
A09	PIO15	B09	PIO14	C09	PIO13	D09	PIO12	E09	PIO11
A10	PIO20	B10	PIO19	C10	PIO18	D10	PIO17	E10	PIO16
A11	PIO25	B11	PIO24	C11	PIO23	D11	PIO22	E11	PIO21
A12	PIO30	B12	PIO29	C12	PIO28	D12	PIO27	E12	PIO26
A13	PIO35	B13	PIO34	C13	PIO33	D13	PIO32	E13	PIO31
A14	PIO40	B14	PIO39	C14	PIO38	D14	PIO37	E14	PIO36
A15	PIO45	B15	PIO44	C15	PIO43	D15	PIO42	E15	PIO41
A16	PIO50	B16	PIO49	C16	PIO48	D16	PIO47	E16	PIO46
A17	PIO55	B17	PIO54	C17	PIO53	D17	PIO52	E17	PIO51
A18	PIO60	B18	PIO59	C18	PIO58	D18	PIO57	E18	PIO56
A19	VGA I2C clock	B19	PIO64	C19	PIO63	D19	PIO62	E19	PIO61

The Italicized signals on pins A02 – A05 and B02 – B05 were corrected on the second revision of the DPD6 PWB, D010 6097 002A.

## 7. System Specifications

### 7.1. Power Supply

Power to the CPU-71-16 is supplied through **P1 & P2 (VMEbus backplane connectors)**, pinout on pages **30 & 31**. Power supply specifications are shown in Table 20.

Table 20. Power supply specifications

Item	Symbol	Min	Typ.	Max	Unit
Power supply	VCC_12V	11.4	12	12.6	V
	VCC_5V	4.75	5	5.25	V
	VCC_RTC	2.0	3	3.3	V
Current consumption	I <sub>VCC_12VDC</sub>	-	-	-	A
	I <sub>VCC_5VDC</sub>	-	4.1	6.2	A
	I <sub>VCC_RTC</sub>	-	1.4	-	μA

\*8: TDP : under benchmark test with a 45W processor

### 7.2. Electrical Specifications

#### 7.2.1. GPIO

Electrical specifications of GPIO are shown in Table 21.

Table 21. GPIO electrical specifications

Symbol	Parameter	Min	Typ.	Max	Unit
<b>GPO</b>					
V <sub>OH</sub>	High level output voltage I <sub>OH</sub> =-4mA	2.4		3.38	V
V <sub>OL</sub>	Low level output voltage I <sub>OL</sub> =4mA			0.45	V
<b>GPI</b>					
V <sub>IH</sub>	High level input voltage	2.0		3.8	V
V <sub>IL</sub>	Low level input voltage	-0.5		0.99	V

### 7.3. Environmental Specifications

Environmental specifications of the CPU-71-16 are shown in Table 22.

Table 22. Environmental specifications

Item	Min	Typ.	Max	Unit
Operating temperature range(*9)	-40		85	°C
Operating humidity range(*10)	35		80	%
Storage temperature range	-40		85	°C
Storage humidity range(*10)			90	%

\*9: Cooling system (heat sink, etc.) is necessary for operation  
(refer to [4.3. Heat Spreader](#) on page 19)

\*10: No condensation





## 8. BIOS Setup

The CPU-71-16 is equipped with the Phoenix Technologies Ltd. SecureCore Tiano BIOS, customized for this particular board. This chapter describes the BIOS setup procedure. To enter the BIOS setup menus, press the F2 key while immediately after powering up.

**Caution:**

*If the BIOS starting screen or the BIOS setup screen is not displayed properly due to a change in the BIOS settings, clear the CMOS to return to the BIOS default settings by shunting jumper JP1 while power is off (see Section 6.2).*

The SecureCore Tiano is a Unified Extensible Firmware Interface (UEFI) and not actually a BIOS but it will be referred to as a “BIOS” in this chapter out of tradition and because their purposes are the same: to initialize the CPU-71-16 and boot the OS. The SecureCore Tiano takes the advantages of a UEFI (faster booting, less limited memory space, greater boot drive size, and support for local I/O devices before booting) and adds a parallel structure that can, as an example, boot the OS while still initializing other devices.

### 8.1. Main Menu

#### 8.1.1. System Date

Table 1. System Date Menu Setting

Setting	Contents
System Date	Date setting Sets [month: day: year]

#### 8.1.2. System Time

Table 2. System Time Menu Setting

Setting	Contents
System Time	Time setting Sets [hour: minute: second]

#### 8.1.3. System Information

Current system information is displayed.

### 8.1.4. Boot Features

Table 3. Boot Features Menu Setting

Setting	Contents
<b>NumLock</b>	Set NumLock status at start-up <ul style="list-style-type: none"> <li>• On (Default) – ON</li> <li>• Off - OFF</li> </ul>
<b>QuickBoot</b>	Set QuickBoot <ul style="list-style-type: none"> <li>• Disabled - disable</li> <li>• Enabled(Default) - enable</li> </ul>
<b>BIOS Level USB</b>	Select USB support to reduce boot time. <ul style="list-style-type: none"> <li>• Disabled - disable</li> <li>• Enabled(Default) - enable</li> </ul>
<b>USB Legacy</b>	Select USB SMM support to use mouse, keyboard, mass storage by legacy OS like DOS. <ul style="list-style-type: none"> <li>• Disabled - disable</li> <li>• Enabled(Default) - enable</li> </ul>
<b>Console Redirection</b>	Set to use universal console redirection. <ul style="list-style-type: none"> <li>• Disabled(Default) - disable</li> <li>• Enabled - enable</li> </ul>
<b>UEFI Boot</b>	Enable UEFI Boot. <ul style="list-style-type: none"> <li>• Disabled - disable</li> <li>• Enabled(Default) - enable</li> </ul>
<b>Legacy Boot</b>	Enable Legacy Boot. <ul style="list-style-type: none"> <li>• Disabled - disable</li> <li>• Enabled(Default) - enable</li> </ul>
<b>Boot in Legacy Video Mode</b>	Set to boot Legacy Video mode. <ul style="list-style-type: none"> <li>• Disabled(Default) - disable</li> <li>• Enabled - enable</li> </ul>
<b>Load OPROM</b>	Select all OPROM load or On Demand load according to Boot device. <ul style="list-style-type: none"> <li>• All - All OPROM load</li> <li>• On Demand(Default) - On Demand load</li> </ul>

### 8.1.5. Error Manager

Setting	Contents
<b>View Error Manager Log</b>	Show Error Log by Enter.
<b>Clear Error Manager Log</b>	Clear Error Log.

## 8.2. Advanced Menu

### 8.2.1. Select Language

Table 4. Select Language Setting

Setting	Contents
<b>Select Language</b>	Language can be selected <ul style="list-style-type: none"> <li>•English</li> <li>•Japanese</li> <li>•French</li> <li>•Korean</li> <li>•Chinese</li> </ul>

### 8.2.2. ACPI Configuration

Table 5. ACPI Configuration Setting

Setting	Contents
<b>FACP-RTC S4 Flag Value</b>	Set RTC S4 flag value of FACP table. (Only valid at ACPI) <ul style="list-style-type: none"> <li>•Disabled - disable</li> <li>•Enabled(Default) - enable</li> </ul>
<b>APIC-IO APIC Mode</b>	Enable APIC mode. Valid for WindowsXP only <ul style="list-style-type: none"> <li>•Disabled - disable</li> <li>•Enable(Default) - enable</li> </ul>
<b>ALS Support</b>	Set ALS support. (Only valid at ACPI) <ul style="list-style-type: none"> <li>•Legacy(Default)- ALS support by IGD INT10</li> <li>•ACPI - ALS support by ACPI ALS driver</li> </ul>
<b>EMA Support</b>	Set to use EMA device in ACPI environment. (Only valid at ACPI) <ul style="list-style-type: none"> <li>•Disabled(Default)- disable</li> <li>•Enabled - enable</li> </ul>
<b>MEF Support</b>	Set to support Mobile East Fork in ACPI environment. (Only valid at ACPI) <ul style="list-style-type: none"> <li>•Disabled(Default)- disable</li> <li>•Enabled - enable</li> </ul>
<b>Enabled PTID</b>	Enable PTID. <ul style="list-style-type: none"> <li>•Disabled(Default)- disable</li> <li>•Enabled - enable</li> </ul>
<b>FACP-PM Timer Flag Value</b>	Set PM timer flag value of FACP table. (Only valid at ACPI) <ul style="list-style-type: none"> <li>•Disabled(Default)- disable</li> <li>•Enabled - enable</li> </ul>

## 8.2.3. Processor Configuration

### 8.2.3.1. Processor Power Management

Table 6. Processor Configuration Setting

設定	Contents
<b>Active Processor Cores</b>	Set number of cores to be active. <ul style="list-style-type: none"> <li>• All (Default)- active all cores</li> <li>• [Number]-different for each processor core number.</li> </ul>
<b>Intel(R) HT Technology</b>	Enable Hyper-Threading technology. When this is disabled, one thread will be active per active core. <ul style="list-style-type: none"> <li>• Disabled - disable</li> <li>• Enabled(Default) - enable</li> </ul>
<b>CPU Flex Ratio Override</b>	Set CPU Flex Ratio Override. <ul style="list-style-type: none"> <li>• Disabled(Default)- disable</li> <li>• Enabled - enable</li> </ul>
<b>Dynamic FSB Switching</b>	Set processor dynamic FSB switching (BUS GV). <ul style="list-style-type: none"> <li>• Disabled - disable</li> <li>• Enabled(Default) – enable</li> </ul>
<b>Enabled XD</b>	Enable Execute Disable which also known as Data Execute Prevention (DEP). <ul style="list-style-type: none"> <li>• Disabled - disable</li> <li>• Enabled(Default) - enable</li> </ul>
<b>Enable for BIST</b>	Set execute BIST (Built-In Self Test) at reset time. <ul style="list-style-type: none"> <li>• Disabled(Default) - disable</li> <li>• Enabled - enable</li> </ul>
<b>Intel(R) Virtualization Technology</b>	VMM can use virtualization functions. <ul style="list-style-type: none"> <li>• Disabled - disable</li> <li>• Enabled(Default) - enable</li> </ul>
<b>Intel(R) Streamer Prefetcher</b>	Enable Stream Prefetcher <ul style="list-style-type: none"> <li>• Disabled - disable</li> <li>• Enabled(Default) - enable</li> </ul>
<b>Intel(R) Spatial Prefetcher</b>	Enable Spatial Prefetcher <ul style="list-style-type: none"> <li>• Disabled - disable</li> <li>• Enabled(Default) - enable</li> </ul>

### 8.2.3.2. Processor Power Management

Table 7. Processor Power Management Setting

Setting	Contents
<b>Intel Speed Step (R)</b>	Set processor performance state (P state). <ul style="list-style-type: none"> <li>• Disabled - disable</li> <li>• Enabled(Default) - enable</li> </ul>
<b>Boot Performance mode</b>	Set performance mode for boot before handover to OS. <ul style="list-style-type: none"> <li>• Max Performance(Default)</li> <li>• Max Battery</li> <li>• Auto</li> </ul>
<b>Turbo Mode</b>	Enable processor Turbo mode and EMTTM. <ul style="list-style-type: none"> <li>• Disabled - disable</li> <li>• Enabled(Default) - enable</li> </ul>
<b>Turbo Mode Power Limit Lock <sup>**11</sup></b>	Set Turbo setting lock. TURBO_POWER_LIMIT MSR is locked by enabling, while unlocked by resetting. <ul style="list-style-type: none"> <li>• Disabled - disable</li> <li>• Enabled(Default) - enable</li> </ul>
<b>Long Power Limit <sup>**11</sup></b>	Set Long Time Limit (Power Limit 1) of Turbo mode by watt. Value setting range is from 0 to fuse value. Setting 0 means fuse value. Cannot set value exceed fuse TDP value. <ul style="list-style-type: none"> <li>• Default: 0</li> </ul>
<b>Long Power Limit Time <sup>**11</sup></b>	Set time window (Power Limit 1 Time) of Long Time by second. Value setting range is from 0 to 56. Time window keeping TDP value is displayed. Setting 0 means fuse value. <ul style="list-style-type: none"> <li>• Default: 28</li> </ul>
<b>Short Power Limit <sup>**11</sup></b>	Set Short Time Limit (Power Limit 2) of Turbo mode by watt. Value setting range is from 0 to fuse. Setting 0 means fuse value. Cannot set value exceed fuse TDP value. <ul style="list-style-type: none"> <li>• Default: 0</li> </ul>
<b>IA Current Limit <sup>**11</sup></b>	Set IA current limit. Value is represented at maximum instantaneous current value, and 1/8 ampere unit. <ul style="list-style-type: none"> <li>• Default: 896</li> </ul>
<b>IGFX Current Limit <sup>**11</sup></b>	Set IGFX current limit. Value is represented at maximum instantaneous current value, and 1/8 ampere unit. <ul style="list-style-type: none"> <li>• Default: 368</li> </ul>
<b>Energy Efficient Enable <sup>**11</sup></b>	Set CPU Energy Efficient P-States. <ul style="list-style-type: none"> <li>• Disabled - disable.</li> <li>• Enabled(Default) - enable.</li> </ul>
<b>Configure TDP Boot Mode</b>	Select Configure TDP Boot Mode. Skip all cTDP settings by selecting Disable, while dynamic cTDP operates. <ul style="list-style-type: none"> <li>• Normal</li> <li>• Down(Default)</li> <li>• Up</li> <li>• Disable</li> </ul>

<sup>\*\*11</sup>: possible to set by changing Turbo Mode to "Enable"

Setting	Contents
<b>Lock TDP setting</b>	Lock of TDP MSR_CONFIG_TDP_CONTROL. <ul style="list-style-type: none"> <li>• Disabled(Default) - disable</li> <li>• Enabled - enable</li> </ul>
<b>TDP Custom Setting</b>	Set custom TDP. <ul style="list-style-type: none"> <li>• Disabled(Default) - disable</li> <li>• Enabled - enable</li> </ul>
<b>C-States</b>	Enabling standby state (power saving states(C-States)) of processor. <ul style="list-style-type: none"> <li>• Disabled - disable</li> <li>• Enabled(Default) - enable</li> </ul>
<b>Extend C-States</b>	Enable P-States change combined with C-States status. <ul style="list-style-type: none"> <li>• Disabled - disable</li> <li>• Enabled(Default) - enable</li> </ul>
<b>C3-State</b> <sup>**12</sup>	Enable Power Saving C3-State of processor. <ul style="list-style-type: none"> <li>• Disabled - disable</li> <li>• Enabled(Default) - enable</li> </ul>
<b>C6-State</b> <sup>**12</sup>	Enable Power Saving C6-State of processor. <ul style="list-style-type: none"> <li>• Disabled - disable</li> <li>• Enabled(Default) - enable</li> </ul>
<b>C7-State</b> <sup>**12</sup>	Enable Power Saving C7-State of processor. <ul style="list-style-type: none"> <li>• Disabled - disable</li> <li>• Enabled(Default) - enable</li> </ul>
<b>C7s-State</b> <sup>**12</sup>	Enable Power Saving C7s-State of processor. BIOS reports C7s instead of C7 by enabling this. <ul style="list-style-type: none"> <li>• Disabled(Default) - disable</li> <li>• Enabled - enable</li> </ul>
<b>C7r-State</b> <sup>**12</sup>	Idling power consumption is reduced by enabling C7r-State. <ul style="list-style-type: none"> <li>• Disabled - disable</li> <li>• Enabled(Default) - enable</li> </ul>
<b>C-State Auto Demotion</b> <sup>**12</sup>	Set about C-State auto demotion. <ul style="list-style-type: none"> <li>• Disabled</li> <li>• C1</li> <li>• C3</li> <li>• C1 and C3</li> </ul>
<b>Cpu C1C3 Undemotion Enable</b>	Enable processor C1C3 undemotion. <ul style="list-style-type: none"> <li>• Disabled - disable</li> <li>• Enabled(Default) - enable</li> </ul>

\*12: possible to set by changing Extend C-States to "Enable"

### 8.2.4. Peripheral Configuration

Table 8. Peripheral Configuration Setting

Setting	Contents
<b>Spread Spectrum Clock</b>	Enable Spread Spectrum Clock. <ul style="list-style-type: none"> <li>• Disabled(Default) - disable</li> <li>• Enabled - enable</li> </ul>

### 8.2.5. HDD Configuration

Table 9. HDD Configuration Setting

Setting	Contents
<b>SATA Device</b>	Set SATA device. <ul style="list-style-type: none"> <li>• Disabled - disable</li> <li>• Enabled(Default) - enable</li> </ul>
<b>Interface Combination <sup>*13</sup></b>	Set operating mode of SATA controller. <ul style="list-style-type: none"> <li>• IDE</li> <li>• AHCI(Default)</li> <li>• RAID</li> </ul>
<b>Serial ATA port X <sup>*13</sup></b>	Show Device ID connected to Port X. When device is not connected, a message "Not Install" is displayed.
<b>Hot Plug <sup>*13</sup></b>	Enable hot plug. Note: Hardware support required <ul style="list-style-type: none"> <li>• Disabled(Default) - disable</li> <li>• Enabled – enable</li> </ul>
<b>External Port <sup>*13</sup></b>	Set port as internal or external. <ul style="list-style-type: none"> <li>• Disabled(Default) - disable</li> <li>• Enabled - enable</li> </ul>
<b>Port Topology <sup>*13</sup></b>	Set connection mode of SATA 6Gb/s port. Only port 0 and port 1 support SATA 6Gb/s. <ul style="list-style-type: none"> <li>• DirectConnect</li> <li>• CableUp(Default)</li> </ul>
<b>SATA Device Type <sup>*13</sup></b>	Solid State Drive should be selected only when SSD is connected to SATA port. <ul style="list-style-type: none"> <li>• Hard Disk Drive (Default)</li> <li>• Solid State Drive</li> </ul>

\*13: possible to set by changing SATA Device to "Enable"

## 8.2.6. Memory Configuration

Table 10. Memory Configuration Setting

Setting	Contents
<b>Memory Frequency Limiter</b>	Select maximum memory frequency (MHz). <ul style="list-style-type: none"> <li>• Auto (Default)</li> <li>• 1067</li> <li>• 1333</li> <li>• 1600</li> <li>• 1867</li> <li>• 2133</li> </ul>
<b>Max TOLUD</b>	Maximum value of TOLUD. If "Dynamic" is selected, TOLUD is set automatically based on maximum MMIO of installed graphic controller. <ul style="list-style-type: none"> <li>• Dynamic (Default)</li> <li>• 1 GB</li> <li>• 1.25 GB</li> <li>• 1.5 GB</li> <li>• 1.75 GB</li> <li>• 2 GB</li> <li>• 2.25 GB</li> <li>• 2.5 GB</li> <li>• 2.75 GB</li> <li>• 3 GB</li> <li>• 3.25 GB</li> <li>• 3.5 GB</li> </ul>
<b>NMode Support</b>	Set NMode support system. <ul style="list-style-type: none"> <li>• Auto (Default)</li> <li>• 1 N mode</li> <li>• 2 N mode</li> </ul>



## 8.2.7. System Agent (SA) Configuration

### 8.2.7.1. DMI Settings

Table 11. DMI Setting

Setting	Contents
<b>DMI Link ASPM Control</b>	Enable SA ASPM (Active State Power Management) of DMI link. <ul style="list-style-type: none"> <li>• Disabled (Default)</li> <li>• L0S</li> <li>• L1</li> <li>• L0S and L1</li> <li>• Auto</li> </ul>
<b>DMI Gen2 Support Control</b>	Enable SA ASPM (Active State Power Management) of DMI link. <ul style="list-style-type: none"> <li>• Disabled (Default)</li> <li>• Enabled</li> <li>• Auto</li> </ul>

### 8.2.7.2. Intel (R) VT for Directed I/O (VT-d)

Table 12. Intel (R) VT for Directed I/O(VT-d)Setting

Setting	Contents
<b>Intel (R) VT for Directed I/O(VT-d)</b>	Enable Intel(R) Virtualization Technology (VT-d). <ul style="list-style-type: none"> <li>• Disabled (Default)</li> <li>• Enabled</li> </ul>

### 8.2.7.3. Graphics Configuration

Table 13. Graphics Configuration Setting

Setting	Contents
<b>Internal Graphics</b>	Set internal graphics device. Invalid when external graphics is connected. <ul style="list-style-type: none"> <li>• Disabled</li> <li>• Enabled</li> <li>• Auto (Default)</li> </ul>
<b>Primary Display Selection</b>	Select primary display device. <ul style="list-style-type: none"> <li>• IGD</li> <li>• PEG</li> <li>• PCI</li> <li>• Auto (Default)</li> <li>• Switchable Graphics</li> </ul>
<b>GTT Size</b>	Set IGD GTT memory size. <ul style="list-style-type: none"> <li>• 1MB</li> <li>• 2MB (Default)</li> </ul>
<b>Aperture Size</b>	Set graphics aperture size. <ul style="list-style-type: none"> <li>• 128MB</li> <li>• 256MB (Default)</li> <li>• 512MB</li> </ul>
<b>DVMT Pre-Allocated</b>	Select pre-allocated graphic memory size being used internal graphic device. Invalid when external graphics is connected. <ul style="list-style-type: none"> <li>• 32MB (Default)</li> <li>• 64MB</li> <li>• 128MB</li> </ul>

Setting	Contents
<b>DVMT Total Gfx Mem</b>	Set DVMT5.0 DVMT graphic memory size. Invalid when external graphics is connected. <ul style="list-style-type: none"> <li>•128MB (Default)</li> <li>•256MB</li> <li>•Max</li> </ul>
<b>Render Standby</b>	Select IGD Render Standby property. <ul style="list-style-type: none"> <li>•Disabled</li> <li>•Enabled (Default)</li> </ul>
<b>IGD Thermal Control</b>	Set IGD thermal control. <ul style="list-style-type: none"> <li>•Disabled (Default)</li> <li>•Enabled</li> </ul>
<b>GT Turbo Mode Control</b>	Set GT Turbo Mode control. <ul style="list-style-type: none"> <li>•Disabled (Default)</li> <li>•Enabled</li> </ul>
<b>IGD – Boot Type</b>	Select video device activated during POST. Invalid when external graphics is connected. <ul style="list-style-type: none"> <li>•VBIOS Default (Default)</li> <li>•CRT</li> <li>•EFP</li> <li>•LFP</li> <li>•EFP3</li> <li>•EFP2</li> <li>•LFP2</li> </ul>
<b>IGD – LCD Panel Type</b>	Select video device activated during POST. Invalid when external graphics is connected. <ul style="list-style-type: none"> <li>•VBIOS Default (Default)</li> <li>•640x480 LVDS Color Panel</li> <li>•800x600 LVDS Color Panel</li> <li>•1024x768 LVDS Color Panel</li> <li>•1280x1024 LVDS Color Panel</li> <li>•1400x1050 LVDS Color Panel Reduced Blanking</li> <li>•1400x1050 LVDS Color Panel</li> <li>•1600x1200 LVDS Color Panel</li> <li>•1200x768 LVDS Color Panel</li> <li>•1600x1050 LVDS Color Panel</li> <li>•1920x1200 LVDS Color Panel</li> <li>•Reserved #11</li> <li>•Reserved #12</li> <li>•Reserved #13</li> <li>•Reserved #14 -1280x800 LVDS Color Panel</li> <li>•Reserved #15 -1280x600 LVDS Color Panel</li> <li>•Reserved #16</li> </ul>
<b>IGD – Panel Scaling</b>	Set IGD – Panel Scaling. <ul style="list-style-type: none"> <li>•Auto (Default)</li> <li>•Force Scaling</li> <li>•off</li> </ul>
<b>IGD – Portable Mode</b>	Set IGD – Portable Mode <ul style="list-style-type: none"> <li>•Auto (Default)</li> <li>•Disabled</li> <li>•Enabled</li> </ul>
<b>Inverter Connection</b>	Selection of inverter connection. <ul style="list-style-type: none"> <li>•Internal: inverter from GMCH PWM or GMB (Default)</li> <li>•External: inverter from PCH</li> </ul>

Setting	Contents
<b>GMCH BLC Control</b>	Select GMCH BLC control. <ul style="list-style-type: none"> <li>• PWM - Inverted (Default)</li> <li>• GMBUS - Inverted</li> <li>• PWM - Normal</li> <li>• GMBUS - Normal</li> </ul>
<b>BIA</b>	Select BIA. When [Auto] is selected, GMCH use VBT default. [Level n] set aggressive level. <ul style="list-style-type: none"> <li>• Disabled</li> <li>• Level 1</li> <li>• Level 2</li> <li>• Level 3</li> <li>• Level 4</li> <li>• Level 5</li> <li>• Auto (Default)</li> </ul>
<b>Spread Spectrum clock chip</b>	Set SSC. <ul style="list-style-type: none"> <li>• Off (Default)</li> <li>• Hardware: SSC is set by chip</li> <li>• Software: SSC is set by BIOS</li> </ul>
<b>IGD – TV Control</b>	Set IGD - TV. Invalid when external graphics is connected. <ul style="list-style-type: none"> <li>• VBIOS Default (Default)</li> <li>• NTSC_M / • NTSC_J / • NTSC_433 / • PAL_B / • PAL_G /</li> <li>• PAL_D / • PAL_H / • PAL_I / • PAL_M / • PAL_N / • PAL_K /</li> <li>• PAL_Nc / • SECAM_L / • SECAM_B / • SECAM_D /</li> <li>• SECAM_G / • SECAM_H / • SECAM_K /</li> <li>• HDTV_STD_SMPTE_240M_1080i59</li> <li>• HDTV_STD_SMPTE_240M_1080i60</li> <li>• HDTV_STD_SMPTE_295M_1080i50</li> <li>• HDTV_STD_SMPTE_295M_1080p50</li> <li>• HDTV_STD_SMPTE_296M_720p50</li> </ul>
<b>IGD – TV2 Control</b>	Set IGD - TV2. Invalid when external graphics is connected. <ul style="list-style-type: none"> <li>• VBIOS Default (Default)</li> <li>• NTSC_M / • NTSC_J / • NTSC_433 / • PAL_B / • PAL_G /</li> <li>• PAL_D / • PAL_H / • PAL_I / • PAL_M / • PAL_N / • PAL_K /</li> <li>• PAL_Nc / • SECAM_L / • SECAM_B / • SECAM_D /</li> <li>• SECAM_G / • SECAM_H / • SECAM_K /</li> <li>• HDTV_STD_SMPTE_240M_1080i59</li> <li>• HDTV_STD_SMPTE_240M_1080i60</li> <li>• HDTV_STD_SMPTE_295M_1080i50</li> <li>• HDTV_STD_SMPTE_295M_1080p50</li> <li>• HDTV_STD_SMPTE_296M_720p50</li> </ul>
<b>IGD – Active LFP</b>	.Set IGD - Active LFP. <ul style="list-style-type: none"> <li>• No LVDS (Default)</li> <li>• Int-LVDS</li> <li>• SVDO LVDS</li> <li>• eDP Port A</li> <li>• eDP Port D</li> </ul>
<b>Panel Color Depth</b>	Set Panel Color Depth. <ul style="list-style-type: none"> <li>• 18 bit (Default)</li> <li>• 24 bit</li> </ul>

### 8.2.7.4. PEG Port Configuration

Table 14. PEG Port Configuration Setting

Setting	Contents
<b>PEG 0 – Gen X</b>	Set PEG0 B0:D1:F0 link speed. <ul style="list-style-type: none"> <li>•Auto (Default)</li> <li>•Gen1</li> <li>•Gen2</li> <li>•Gen3</li> </ul>
<b>PEG 1 – Gen X</b>	Set PEG1 B0:D1:F1 link speed.
<b>PEG 2 – Gen X</b>	Set PEG2 B0:D1:F2 link speed.
<b>PEG 3 – Gen X</b>	Set PEG3 B0:D6:F0 link speed.
<b>Always Enable PEG</b>	Enable always PEG. <ul style="list-style-type: none"> <li>•Disabled (Default)</li> <li>•Enabled</li> </ul>
<b>PEG ASPM</b>	Set PEG ASPM. <ul style="list-style-type: none"> <li>•Disabled (Default)</li> <li>•L0s</li> <li>•L1</li> <li>•L0s and L1</li> <li>•Auto</li> </ul>
<b>De-emphasis Control</b>	Set PEG De-emphasis value. <ul style="list-style-type: none"> <li>•-6 dB (Default)</li> <li>•-3.5 dB</li> </ul>
<b>Gen3 Equalization</b>	Implementation of PEG Gen3 equalization procedure. <ul style="list-style-type: none"> <li>•Disabled</li> <li>•Enabled (Default)</li> </ul>
<b>Gen3 Root Port Preset</b>	Set Gen3 Equalization preset value for root port. <ul style="list-style-type: none"> <li>•1~11 (Default:8)</li> </ul>
<b>Gen3 End Port Preset</b>	Set Gen3 equalization preset value for end port. <ul style="list-style-type: none"> <li>•0~10 (Default:7)</li> </ul>
<b>PEG Sample Calibrate</b>	Set PEG sample calibrate. <ul style="list-style-type: none"> <li>•Disabled</li> <li>•Enabled</li> <li>•Auto (Default)</li> </ul>
<b>PEG Gen3 Equalization Phase2</b>	Set PEG Gen3 equalization phase2. <ul style="list-style-type: none"> <li>•Disabled (Default)</li> <li>•Enabled</li> </ul>

## 8.2.8. South Bridge Configuration

Table 15. South Bridge Configuration Setting

Setting	Contents
<b>HPET Support</b>	Set HPET (High Precision Event Timer).When enabled, corresponding enable bit will be set by RSDT point HPET table. <ul style="list-style-type: none"> <li>•Disabled</li> <li>•Enabled (Default)</li> </ul>
<b>HPET Memory Map BAR</b>	Select HPET memory map BAR address. <ul style="list-style-type: none"> <li>•FED00000 (Default)</li> <li>•FED01000</li> <li>•FED02000</li> <li>•FED03000</li> </ul>
<b>State After G3</b>	Set the state which will be moved when power is back after G3 state. <ul style="list-style-type: none"> <li>•State S5 (Default)</li> <li>•State S0</li> </ul>
<b>Native PCI Express</b>	Set Native PCI Express. <ul style="list-style-type: none"> <li>•Disabled (Default)</li> <li>•Enabled</li> </ul>

### 8.2.8.1. SB PCI Express Configuration

Table 16. SB PCI Express Configuration Setting

Setting	Contents
<b>PCI Express Root Port Clock Gating</b>	Set PCI Express Root Port Clock Gating. <ul style="list-style-type: none"> <li>•Disabled</li> <li>•Enabled (Default)</li> </ul>
<b>DMI Link ASPM Control</b>	Set DMI link ASPM (Active State Power Management). <ul style="list-style-type: none"> <li>•Disabled (Default)</li> <li>•L0S</li> <li>•L1</li> <li>•L0S or L1</li> <li>•Auto</li> </ul>
<b>DMI Link Extended Sync Control</b>	Control of DMI link extension synchronous. <ul style="list-style-type: none"> <li>•Disabled (Default)</li> <li>•Enabled</li> </ul>
<b>DMI Link Extended Sync Control</b>	Control of DMI link extension synchronous. <ul style="list-style-type: none"> <li>•Disabled (Default)</li> <li>•Enabled</li> </ul>
<b>PCIe-USB Glitch W/A</b>	Work Around to abnormal signal of PCIe-USB by fault device connected to the behind of PCIE/PEG port. <ul style="list-style-type: none"> <li>•Disabled (Default)</li> <li>•Enabled</li> </ul>
<b>PEG ASPM</b>	Set PEG ASPM. <ul style="list-style-type: none"> <li>•Disabled (Default)</li> <li>•L0s</li> <li>•L1</li> <li>•L0s and L1</li> <li>•Auto</li> </ul>
<b>De-emphasis Control</b>	Set PEG De-emphasis value. <ul style="list-style-type: none"> <li>•-6 dB (Default)</li> <li>•-3.5 dB</li> </ul>

Setting	Contents
<b>Gen3 Equalization</b>	Implementation of PEG Gen3 equalization procedure. <ul style="list-style-type: none"> <li>• Disabled</li> <li>• Enabled (Default)</li> </ul>
<b>Gen3 Root Port Preset</b>	Set Gen3 Equalization preset value for root port. <ul style="list-style-type: none"> <li>• 1~11 (Default: 8)</li> </ul>
<b>Gen3 End Port Preset</b>	Set Gen3 equalization preset value for end port. <ul style="list-style-type: none"> <li>• 0~10 (Default: 7)</li> </ul>
<b>PEG Sample Calibrate</b>	Set PEG sample calibrate. <ul style="list-style-type: none"> <li>• Disabled</li> <li>• Enabled</li> <li>• Auto (Default)</li> </ul>
<b>PEG Gen3 Equalization Phase2</b>	Implementation of PEG Gen3 equalization Phase2. <ul style="list-style-type: none"> <li>• Disabled (Default)</li> <li>• Enabled</li> </ul>

### 8.2.8.2. PCI Express Port 1 Configuration (PCIe/PCI-Bridge)

Table 17. PCI Express Port 1 Configuration (PCIe/PCI-Bridge) Setting

Setting	Contents
<b>PCI Express Port 1</b>	Set PCI Express Root Port. When disable Port1, PCI will be also disabled since PCI is connected from Port1. <ul style="list-style-type: none"> <li>• Disabled</li> <li>• Enabled (Default)</li> </ul>
<b>PCIe Speed</b> <sup>*14</sup>	Set PCI Express link speed. <ul style="list-style-type: none"> <li>• Auto</li> <li>• Gen1 (Default)</li> <li>• Gen2</li> </ul>
<b>ASPM</b> <sup>*14</sup>	Set PCI Express ASPM (Active State Power Management). <ul style="list-style-type: none"> <li>• Disabled (Default)</li> <li>• L0s</li> <li>• L1</li> <li>• L0s and L1</li> <li>• Auto</li> </ul>
<b>Hot Plug</b> <sup>*14</sup>	Set hot plug of PCI Express. <ul style="list-style-type: none"> <li>• Disabled (Default)</li> <li>• Enabled</li> </ul>
<b>Completion Timeout</b> <sup>*14</sup>	Set PCI Express Completion Time out. <ul style="list-style-type: none"> <li>• default (Default)</li> <li>• 16_55ms</li> <li>• 65_210ms</li> <li>• 260_900ms</li> <li>• 1_3P5s</li> </ul>
<b>PME Interrupt</b> <sup>*14</sup>	Set PME interrupt of PCI Express. <ul style="list-style-type: none"> <li>• Disabled (Default)</li> <li>• Enabled</li> </ul>
<b>PME SCI</b> <sup>*14</sup>	Set PME SCI of PCI Express. <ul style="list-style-type: none"> <li>• Disabled</li> <li>• Enabled (Default)</li> </ul>

\*14: possible to set by changing PCI Express Port 1 to "Enable"

### 8.2.8.3. PCI Express Port 3~5 Configuration

Table 18. PCI Express Port 3~5 Configuration Setting

Setting	Contents
<b>PCI Express Port 3~5</b>	Set PCI Express Root Port. <ul style="list-style-type: none"> <li>• Disabled</li> <li>• Enabled (Default)</li> </ul>

### 8.2.8.4. SB USB Configuration

Table 19. SB USB Configuration Setting

Setting	Contents
<b>EHCI1</b>	Set USB ECHI (USB2.0). <ul style="list-style-type: none"> <li>• Disabled</li> <li>• Enabled (Default)</li> </ul>
<b>EHCI2</b>	Set USB ECHI (USB2.0) function. <ul style="list-style-type: none"> <li>• Disabled</li> <li>• Enabled (Default)</li> </ul>
<b>USB Per-Port Disable Control</b>	Set USB per-Port (#0-5, #8, #9) Disable. <ul style="list-style-type: none"> <li>• Disabled (Default)</li> <li>• Enabled</li> </ul>
<b>xHCI Pre-Boot Driver</b>	Set xHCI Pre-Boot router support. <ul style="list-style-type: none"> <li>• Disabled</li> <li>• Enabled (Default)</li> </ul>
<b>xHCI Mode</b>	Set xHCI controller run mode. <ul style="list-style-type: none"> <li>• Disabled</li> <li>• Enabled</li> <li>• Auto</li> <li>• Smart Auto (Default)</li> </ul>
<b>HS Port #1~4 Switchable</b>	Enable switch HS (High Speed) port with xHCI and EHCI. Port is allocated to EHCI by select Disabled. Corresponding SS port is enabled by allocating HS port to xHCI. <ul style="list-style-type: none"> <li>• Disabled</li> <li>• Enabled (Default)</li> </ul>

### 8.2.8.5. SB Serial IRQ Config

Table 20. SB Serial IRQ Configuration Setting

Setting	Contents
<b>Serial IRQ Mode</b>	Set serial IRQ mode. Serial IRQ is active in quiet mode only when needed, while always active in continuous mode. <ul style="list-style-type: none"> <li>• Quiet</li> <li>• Continuous (Default)</li> </ul>
<b>Start Frame</b>	Set initial start frame of serial IRQ. <ul style="list-style-type: none"> <li>• 4 Frames</li> <li>• 6 Frames</li> <li>• 8 Frames</li> </ul>

## 8.2.9. Network Configuration

Table 21. Network Configuration Setting

Setting	Contents
<b>PCH Internal LAN</b>	Set PCH internal LAN. <ul style="list-style-type: none"> <li>• Disabled</li> <li>• Enabled (Default)</li> </ul>
<b>LAN OPROM Selection</b> <sup>**15</sup>	Set PCH internal LAN used for minimum configuration of Quiet Boot. <ul style="list-style-type: none"> <li>• Disabled</li> <li>• Enabled (Default)</li> </ul>
<b>Wake on PCH LAN</b> <sup>**15</sup>	Set wake on PCH LAN. <ul style="list-style-type: none"> <li>• Disabled</li> <li>• Enabled (Default)</li> </ul>
<b>ASF Support</b> <sup>**15</sup>	Set alert specification form. <ul style="list-style-type: none"> <li>• Disabled</li> <li>• Enabled (Default)</li> </ul>

<sup>\*\*15</sup>: possible to set by changing PCH Internal LAN to "Enable"

## 8.2.10. LPC Configuration

Table 22. L LPC Configuration Setting

Setting	Contents
<b>Onboard UART1</b>	Onboard UART1 address control. <ul style="list-style-type: none"> <li>• Disabled</li> <li>• Enabled (Default)</li> </ul>
<b>UART1 Base Address</b> <sup>**16</sup>	UART1 base address control. <ul style="list-style-type: none"> <li>• 3F8(Default)</li> <li>• 2F8</li> <li>• 3E8</li> <li>• 2E8</li> </ul>
<b>UART1 IRQ</b> <sup>**16</sup>	UART1 interrupt control. <ul style="list-style-type: none"> <li>• IRQ 3</li> <li>• IRQ 4(Default)</li> </ul>
<b>Onboard CIR(UART2)</b>	Onboard CIR address control. <ul style="list-style-type: none"> <li>• Disabled</li> <li>• Enabled (Default)</li> </ul>
<b>UART2 Base Address</b> <sup>**17</sup>	UART2 base address control. <ul style="list-style-type: none"> <li>• 3F8</li> <li>• 2F8(Default)</li> <li>• 3E8</li> <li>• 2E8</li> </ul>
<b>UART2 IRQ</b> <sup>**17</sup>	UART2 interrupt control. <ul style="list-style-type: none"> <li>• IRQ 3(Default)</li> <li>• IRQ 4</li> </ul>

<sup>\*\*16</sup>: possible to set by changing Onboard UART1 to "Enable"

<sup>\*\*17</sup>: possible to set by changing Onboard CIR (UART2) to "Enable"



### 8.2.11. SMBIOS Event Log

Table 44. SMBIOS Event Log Setting

Setting	Contents
<b>Event Log</b>	Enable/disable of event log. <ul style="list-style-type: none"> <li>• Disabled</li> <li>• Enabled (Default)</li> </ul>
<b>View SMBIOS event log</b>	Display of SMBIOS event log. <ul style="list-style-type: none"> <li>• Displays log with "Enter"</li> </ul>
<b>Mark SMBIOS events as read</b>	Marking SMBIOS event as read. Marked SMBIOS event is not displayed.
<b>Clears SMBIOS events</b>	Clearing SMBIOS event.

### 8.2.12. ME Configuration

Table 45. ME Configuration Setting

Setting	Contents
<b>Intel(R) ME</b>	Enable Intel(R) Management Engine. Enabling/disabling of event log. <ul style="list-style-type: none"> <li>• Disabled</li> <li>• Enabled (Default)</li> </ul>
<b>ME FW Downgrade</b>	Enable ME FW downgrade. <ul style="list-style-type: none"> <li>• Disabled (Default)</li> <li>• Enabled</li> </ul>
<b>ME Debug Event Service</b>	Enable ME debug event service. <ul style="list-style-type: none"> <li>• Disabled (Default)</li> <li>• Enabled</li> </ul>
<b>MDES for BIOS</b>	Enable ME debug event service for BIOS. <ul style="list-style-type: none"> <li>• Disabled (Default)</li> <li>• Enabled</li> </ul>
<b>ME IFR Features</b>	Set Intel(R) ME Independent firm recovery. <ul style="list-style-type: none"> <li>• Disabled</li> <li>• Enabled (Default)</li> </ul>

### 8.2.13. Thermal Configuration

Table 46. Thermal Configuration Setting

Setting	Contents
<b>Platform Thermal Configuration</b>	<ul style="list-style-type: none"> <li>• Automatic Thermal Reporting</li> <li>• Active Trip Point Hi Fan</li> <li>• Active Trip Point Lo Fan</li> <li>• Passive TC1 Value</li> <li>• Passive TC2 Value</li> <li>• Passive TSP Value</li> <li>• PCH Thermal Device</li> <li>• Thermal Sensor Device Enable</li> <li>• PCH Temp Read Enable</li> <li>• CPU Energy Read Enable</li> <li>• CPU Temp Read Enable</li> <li>• CPU2 Temp Read Enable</li> <li>• TS On Dimm Enable</li> <li>• Alert Enable Lock</li> <li>• ME SMBus Thermal Reporting</li> </ul>
<b>Automatic Thermal Reporting</b>	<p>Automatically sets <code>_CRT</code> , <code>_PSV</code> , <code>_AC0</code> based on recommended value of BMG "Thermal Reporting for Thermal Management settings"</p> <ul style="list-style-type: none"> <li>• Disabled</li> <li>• Enabled (Default)</li> </ul>
<b>Critical Trip Point</b> <sup>*18</sup>	<p>Set temperature of ACPI critical trip point (point that OS shuts off system).</p> <p>Note: Target value (POR) with all Intel(R) mobile processors is 100 degrees C.</p> <ul style="list-style-type: none"> <li>• POR (Default) / 15°C / 23°C / 31°C / 39°C / 47°C / 55°C / 63°C / 71°C / 79°C / 87°C / 95°C / 103°C / 111°C / 119°C</li> </ul>
<b>Active Trip Point Hi Fan</b>	<p>Set temperature of active trip point hi fan (point that OS increases the processor rotation frequency).</p> <ul style="list-style-type: none"> <li>• Disabled / 15°C / 23°C / 31°C / 39°C / 47°C / 55°C / 63°C / 71°C(Default) / 79°C / 87°C / 95°C / 103°C / 111°C / 119°C</li> </ul>
<b>Active Trip Point Lo Fan</b>	<p>Set temperature of active trip point lo fan (point that OS decreases the processor rotation frequency).</p> <ul style="list-style-type: none"> <li>• Disabled / 15°C / 23°C / 31°C / 39°C / 47°C / 55°C(Default) / 63°C / 71°C/ 79°C / 87°C / 95°C / 103°C / 111°C / 119°C</li> </ul>
<b>Passive TC1 Value</b>	<p>Set TC1 value to ACPI passive cooling equation. Value is changed by using "+" and "-" key.</p> <ul style="list-style-type: none"> <li>• Preset value: 1~16</li> <li>• Default: 1</li> </ul>
<b>Passive TC2 Value</b>	<p>Set TC2 value to ACPI passive cooling equation. Value is changed by using "+" and "-" key.</p> <ul style="list-style-type: none"> <li>• Preset value: 1~16</li> <li>• Default: 5</li> </ul>
<b>Passive TSP Value</b>	<p>Set TSP value to ACPI passive cooling equation. When passive cooling is enabled, be able to set monitoring frequency to read from OS by 1/10 second. Value is changed by using "+" and "-" key.</p> <ul style="list-style-type: none"> <li>• Preset value: 2~32(Only even number)</li> <li>• Default: 10</li> </ul>
<b>Thermal Sensor Device Enable</b>	<p>Set thermal sensor device. Set TSP value to ACPI passive cooling equation.</p> <ul style="list-style-type: none"> <li>• Disabled</li> <li>• Enabled (Default)</li> </ul>

\*18: possible to set by changing Automatic Thermal Reporting to "Disable"

Setting	Contents
<b>PCH Temp Read Enable</b> <sup>*19</sup>	Set PCH temperature read. <ul style="list-style-type: none"> <li>• Disabled</li> <li>• Enabled (Default)</li> </ul>
<b>PCH Temp Read Enable</b> <sup>*19</sup>	Set PCH temperature read. <ul style="list-style-type: none"> <li>• Disabled</li> <li>• Enabled (Default)</li> </ul>
<b>CPU Energy Read Enable</b> <sup>*19</sup>	Set CPU energy read. <ul style="list-style-type: none"> <li>• Disabled</li> <li>• Enabled (Default)</li> </ul>
<b>CPU Temp Read Enable</b> <sup>*19</sup>	Set CPU temperature read. <ul style="list-style-type: none"> <li>• Disabled</li> <li>• Enabled (Default)</li> </ul>
<b>CPU2 Temp Read Enable</b> <sup>*19</sup>	Set CPU 2 temperature read. <ul style="list-style-type: none"> <li>• Disabled</li> <li>• Enabled (Default)</li> </ul>
<b>TS On DIMM Enable</b> <sup>*19</sup>	Set DIMM temperature read. <ul style="list-style-type: none"> <li>• Disabled (Default)</li> <li>• Enabled</li> </ul>
<b>Alert Enable Lock</b> <sup>*19</sup>	Set lock all alert activation. <ul style="list-style-type: none"> <li>• Disabled (Default)</li> <li>• Enabled</li> </ul>
<b>ME SMBus Thermal Reporting</b>	Set SMBus thermal reporting. <ul style="list-style-type: none"> <li>• Disabled (Default)</li> <li>• Enabled</li> </ul>

\*19: possible to set by changing Thermal Sensor Device Enable to "Enable"

## 8.2.14. ICC Configuration

### 8.2.14.1. DIV-2S

A setup of the clock for BCLK, DMI, PEG, PCIe, PCI33, SATA, and USB3.

Table 47. DIV-2S Setting

Setting	Contents
<b>New frequency[10KHz]</b>	Set frequency in unit of 10KHz.The frequency value will be rounded automatically to closest valid value. Accepted range is limited by maximum/minimum frequency. The change is not applicable until "Apply setting" is executed. <ul style="list-style-type: none"> <li>• Preset value : 3850(3.85KHz)~40000(40KHz)</li> <li>• Default : 10000(10KHz)</li> </ul>
<b>New SSC mode</b>	Spread spectrum clock mode. Set how to spread spectrum from base clock. The change is not applicable until "Apply setting" is executed. <ul style="list-style-type: none"> <li>• Up</li> <li>• Center</li> <li>• Down (Default)</li> </ul>
<b>New SSC spread percent[0.01%]</b>	Set clock spread spectrum at 0.01%.Set spectrum deviation from base clock. Possible range is limited at max supported SSC%. The change is not applicable until "Apply setting" is executed. <ul style="list-style-type: none"> <li>• Preset value : 0~50(0.5%)</li> <li>• Default : 0</li> </ul>

## 8.2.15. Intel Rapid Start Technology

Table 48. Intel Rapid Start Technology Setting

Setting	Contents
<b>iRST Support</b>	Set iRST. <ul style="list-style-type: none"> <li>• Disabled (Default)</li> <li>• Enabled</li> </ul>
<b>Entry on S3 RTC wake</b> <sup>*20</sup>	Entry on S3 RTC wake. <ul style="list-style-type: none"> <li>• Disabled</li> <li>• Enabled (Default)</li> </ul>
<b>Entry after</b> <sup>*20</sup>	Enabling RTC boot timer when enter to S3. <ul style="list-style-type: none"> <li>• Immediately / 1minute / 2minutes / 5minutes / 10minutes(Default) / 15minutes / 30minutes / 1hour / 2hours</li> </ul>
<b>Enter S3 on Critical Battery threshold Threshold</b> <sup>*20</sup>	Enable iRTS when critical battery event occur during S3. <ul style="list-style-type: none"> <li>• Disabled</li> <li>• Enabled (Default)</li> </ul>
<b>iRST PARTITION STATUS</b> <sup>*20</sup>	Set critical battery threshold value of iRST. <ul style="list-style-type: none"> <li>• Preset value : 1~100</li> <li>• Default : 15</li> </ul>

\*20: possible to set by changing Onboard CIR (UART2) to "Enable"

## 8.3. Security Menu

Table 49. Security Menu Setting

Setting	Contents
<b>Set Supervisor Password</b>	Set or clearing supervisor account password.
<b>Supervisor Hint String</b>	Feeding supervisor hint string with enter key.
<b>Min. password length</b>	Set password with 1-20 characters.

## 8.4. Boot Menu

Refer Table 50 about Boot priority order.

Table 50. Boot Menu Setting

Setting	Contents
<b>Boot Priority Order</b>	Selection Boot priority setting procedure. The default is as follows: <ol style="list-style-type: none"> <li>1.USB HDD</li> <li>2.USB CD</li> <li>3.USB FDD</li> <li>4.ATAPI CD</li> <li>5.ATA HDD0</li> <li>6.ATA HDD1</li> <li>7.ATA HDD2</li> <li>8.ATA HDD3</li> <li>9.Other HDD</li> <li>10.PCI LAN: IBA GE Slot 00CB v1360</li> <li>11.Internal Shell</li> </ol>

## 8.5. Exit Menu

Table 51. Exit Menu Setting

Setting	Contents
<b>Exit Saving Changes</b>	Exits the setup menu with saving all the changes same as F10, then resets the system automatically.
<b>Exit Discarding Changes</b>	Exits the setup menu without saving the change same as Esc, then resets the system automatically.
<b>Load Setup Defaults</b>	Loads the setup default value same as F9.
<b>Load Optimized Defaults</b>	Loads optimized defaults by boot time and system performance.



# Eurotech Worldwide Presence

---



## AMERICAS

### USA

#### DYNATEM

Tel. +1 949.855.3235  
Fax +1 949.770.3481  
E-mail: sales@dynatem.com  
E-mail: tech@dynatem.com  
Web: www.dynatem.com

#### EUROTECH

Toll free +1 888.941.2224  
Tel. +1 301.490.4007  
Fax +1 301.490.4582  
E-mail: sales.us@eurotech.com  
E-mail: support.us@eurotech.com  
Web: www.eurotech-inc.com

## EUROPE

### Italy

#### EUROTECH

Tel. +39 0433.485.411  
Fax +39 0433.485.499  
E-mail: sales.it@eurotech.com  
E-mail: support.it@eurotech.com  
Web: www.eurotech.com  
To find your nearest contact refer to: [www.eurotech.com/contacts](http://www.eurotech.com/contacts)

### United Kingdom

#### EUROTECH

Tel. +44 (0) 1223.403410  
Fax +44 (0) 1223.410457  
E-mail: sales.uk@eurotech.com  
E-mail: support.uk@eurotech.com  
Web: www.eurotech.com

### France

#### EUROTECH

Tel. +33 04.72.89.00.90  
Fax +33 04.78.70.08.24  
E-mail: sales.fr@eurotech.com  
E-mail: support.fr@eurotech.com  
Web: www.eurotech.com

### Finland

#### EUROTECH

Tel. +358 9.477.888.0  
Fax +358 9.477.888.99  
E-mail: sales.fi@eurotech.com  
E-mail: support.fi@eurotech.com  
Web: www.eurotech.com

## ASIA

### Japan

#### ADVANET

Tel. +81 86.245.2861  
Fax +81 86.245.2860  
E-mail: sales@advanet.jp  
E-mail: tsupport@advanet.jp  
Web: www.advant.co.jp  
To find your nearest contact refer to: [www.eurotech.com/contacts](http://www.eurotech.com/contacts)

### India

#### EUROTECH

Tel. +91 80.43.35.71.17  
E-mail: sales.in@eurotech.com  
E-mail: support.in@eurotech.com  
Web: www.eurotech.com





[www.eurotech.com](http://www.eurotech.com)

**EUROTECH HEADQUARTERS**

Via Fratelli Solari 3/a

33020 Amaro (Udine) – ITALY

Phone: +39 0433.485.411

Fax: +39 0433.485.499

For full contact details go to: [www.eurotech.com/contacts](http://www.eurotech.com/contacts)